对于传统入门级产品，厂商通常选择内部吸收BOM增长以维持价格竞争力，但当前内存价格涨幅已超出承受极限，"厂商别无选择，只能将成本压力转嫁给消费者"。
X925’s frontend can sustain 10 instructions per cycle, but strangely has lower throughput when using 4 KB pages. Using 2 MB pages lets it achieve 10 instructions per cycle as long as the test fits within the 64 KB instruction cache. Cortex X925 can fuse NOP pairs into a single MOP, but that fusion doesn’t bring throughput above 10 instructions per cycle. Details aside, X925 has high per-cycle frontend throughput compared to its x86-64 peer, but slightly lower actual throughput when considering Zen 5 and Lion Cove’s much higher clock speed. With larger code footprints, Cortex X925 continues to perform well until test sizes exceed L2 capacity. Compared to X925, AMD’s Zen 5 relies on its op cache to deliver high throughput for a single thread.
，详情可参考夫子
Glasögon video B.mp4
There's lots of Moon on display tonight, so plenty of opportunity to do some Moon gazing. With just your naked eye, you'll be able to see the Mares Tranquillitatis, Vaporum and Serenitatis. With binoculars you'll also be able to see the Mare Nectaris, and the Alphonsus and Endymion Craters, and with a telescope you'll see also see he Apollo 16 and 11 landing spots, and the Rupes Altai.